Refine your search
Collections
Co-Authors
Year
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Sadiq Ali Khan, M.
- Realization of Aggregate Applications using Dynamic Behaviour of Cellular Automata
Abstract Views :191 |
PDF Views:0
Authors
Affiliations
1 Department of Computer Science, University of Karachi, Karachi–75270, PK
1 Department of Computer Science, University of Karachi, Karachi–75270, PK
Source
Indian Journal of Science and Technology, Vol 10, No 3 (2017), Pagination:Abstract
Cellular automata have proved many of its capabilities and have bestowed a lot in many fields. With the emergence of CA, fabric pattern production has increased in less amount of time. For weaving, cellular automata start with some pattern, then continues with a sequence of steps to produce a new pattern or to change the colour of the cell in a lattice, by using particular transition rules. The main purpose of using cellular automata algorithm as it provides the superlative edge maps and the outstanding quality with one pixel wide edge, with edges having no breaks. We assessed cellular automata capabilities and CA a lot contributions in pattern generation, transformation, and data processing. This research paper reflects the integration of cellular automata across different disciplines. In this paper, we assess the computationally enriched CA rules facilitating spot detection in the study of medical images for cancer diagnosis. The dynamic behaviour of CA increases the scope of transformation and makes it practical for morphing. CA provides prediction of protein structural class and processes dynamic simulation of protein. Flexibility of CA facilitates parallel processing using VLSI, colour graph modelling the linear rules, and its exercise in fabric weaving.Keywords
Cellular Automata, Dynamic Behaviour, Medical Images, Morphing, Parallel Processing, VLSI.- Energy Efficient CRC Design for Processor of Workstation, and Server using LVCMOS
Abstract Views :219 |
PDF Views:0
Authors
Affiliations
1 Dev Sanskriti Vishvavidyalaya, Haridwar - 249411, Uttarakhand, IN
2 Department of Computer Science, University of Karachi, PK
1 Dev Sanskriti Vishvavidyalaya, Haridwar - 249411, Uttarakhand, IN
2 Department of Computer Science, University of Karachi, PK
Source
Indian Journal of Science and Technology, Vol 10, No 4 (2017), Pagination:Abstract
In our work we have designed CRC using the LVCMOS IO standards which are stands for Low Voltage Complementary Metal Oxide Semiconductor. In this work we have worked with four kinds of LVCMOS (LVCMOS 12, LVCMOS 15, LVCMOS 18, LVCMOS 25). For LVCMOS 12 when we scaled down the frequency form 50GHz to 10 GHz we found 64.41% reduction in total power. For LVCMOS 15 when we change down the frequency form 50GHz to 10GHz we found 67.58% reduction in total power. For LVCMOS 18 when we scaled down the frequency form 50GHz to 10 GHz we found 69.54% reduction in total power. In last when we reduced the frequency form 50GHz to 10GHz in LVCMOS 25 we found 64.41% reduction in total power. Our CRC design is implemented on Virtex-6 FPGA family.Keywords
40 nm FPGA, CRC, Energy Efficient, Low Power, LVCMOS IO Standard.- Big Data Management in Connected World of Internet of Things
Abstract Views :214 |
PDF Views:0
Authors
Affiliations
1 University of Karachi
2 Sir Syed University of Engineering and Technology
1 University of Karachi
2 Sir Syed University of Engineering and Technology